

## AVC Intra Frame Codec

Exceptional. Effective. Resilient

**OVERVIEW** 

The H.264 Intra Frame Codec Core is a high performance & highly optimized video compression- decompression engine targeted primarily at FPGAs. It is complaint with ISO/IEC 14496-10 and ITU-T H.264 standard. It is well suited for various applications ranging from broadcast & professional video to high end consumer electronics.

The Codec design is fully autonomous and does not require any external processor to aid the codec operations. The encoder takes in the uncompressed video input and outputs encoded video in Elementary Stream (ES) format or optionally in Transport Stream (TS) format. The decoder takes in the ES/ TS & output is 20-bit YUV data with embedded sync.

The codec solution is available either as a FPGA netlist or in source code format and can be customized to meet the requirement of end customer.

#### **SPECIFICATIONS** .

Standard:
Profiles:
Video Resolutions
Frame Rate:
Bit rate:

**Chroma Format: Precision: Encoder Input: Encoder Output: Decoder Output:** Latency: **Codec Flavors: Upgrade Options: FPGA:** 

H.264/MPEG-4 Part 10 & SMPTE RP 2027-2012 Constrained Baseline, Main and High profiles Up to 1920x1080 Up to 60 fps CABAC Bitrate: Up to 110 Mbps CAVLC Bitrate: Up to 225 Mbps Monochrome, 4:2:0 & 4:2:2 Bit depths from 8 to 10 20-bit YUV data with embedded sync 8-bit elementary stream or optional transport stream 20-bit YUV data with embedded sync Ultra low latency of 10 ms AVC-Intra Class 50/100 AVC Intra 200, XAVC & Intra Frame 4Kp60 Xilinx Kintex Ultrascale, Kintex-7 & Virtex-6

#### **BLOCK DIAGRAM**



#### **APPLICATIONS**

- High guality video ingest and archiving
- Video playout servers
- Low Latency Video Contribution
- Medical
- Aerospace & Defense
- Automotive

# VYUSYNC

VYUsync develops high performance video processing intellectual property cores. Our products cover a broad range of standards and are optimized for deployment across a wide array of segments including Contribution, Production, Distribution, Medical and Defense. VYUsync also develops hardware modules which incorporate the IP cores in order to allow our customers to reach market faster.

#### www.vyusync.com | contact@vyusync.com

#### Version 1. 25-Nov-2016

#### **KEY FEATURES**

- Fully standards compliant tested with ITU-T & other industry standard test suites
- Rate distortion optimization
- CBR, VBR and Capped VBR rate control
- Intra prediction supports all prediction modes & IPCM
- Supports both CABAC and CAVLC Entropy coding
- Optional two pass encoding
- Extensive options to customize the source code via use of parameters
- Supports progressive and interlaced formats
- Support for MBAFF when encoding an interlaced source
- Single chip solution with no processor requirement
- Easy to integrate and hence faster time-to-market

#### **RESOURCE NUMBERS**

CORE	LUTs	BRAMs	DSPs	
H.264 Intra Frame Encode (All Intra Prediction modes are supported)	50000	141	78	
AVC Intra Class 200, 100 and 50 Encode	43000	135	54	
H.264 Intra Frame Decode (or) AVC Intra Class 200, 100 and 50 Decode	45000	76	41	

### **DELIVERABLES**

- Source Code or Netlist
- Simulation Model
- Hardware Test Platform
- Build Scripts
- Test Reports
- User Manual
- Design Documentation
- Constraint Files
- Test Benches
- Support for one year